## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

## (19) World Intellectual Property Organization International Bureau





(43) International Publication Date 21 April 2005 (21.04.2005)

#### PCT

## (10) International Publication Number WO 2005/036274 A2

(51) International Patent Classification7: G03F 7/20

(21) International Application Number:

PCT/US2004/033070

(22) International Filing Date: 6 October 2004 (06.10.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 10/681,031

7 October 2003 (07.10.2003) US

- (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventor: BORODOVSKY, Yan; 6830 Swocesen Road, Portland, OR 97223 (US).
- (74) Agents: HARRIS, Scott, C. et al.; Fish & Richardson, P.C., 12390 El Camino Real, San Diego, CA 92130 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

136274 A2

(54) Tiue: OPTICAL LITHOGRAPHY METHOD FOR PATTERNING LINES OF SUBSTANTIALLY EQUAL WIDTH

(57) Abstruct: A composite patterning technique may include two lithography processes. A first lithography process may use interference lithography to form a continuous pattern of lines of substantially equal width on a photoresist. A second lithography process may use one or more non-interference lithography techniques, such as optical lithography, imprint lithography and electron-beam lithography, to break continuity of the patterned lines and form desired integrated circuit features.

## OPTICAL LITHOGRAPHY METHOD FOR PATTERNING LINES OF EQUAL WIDTH

[0001] An integrated circuit (IC) manufacturing process may deposit various material layers on a wafer and form a photosensitive resist (photoresist) on the deposited layers. The process may use lithography to transmit light through or reflect light from a patterned reticle (mask) to the photoresist. Light from the reticle transfers a patterned image onto the photoresist. The process may remove portions of the photoresist which are exposed to light. A process may etch portions of the wafer which are not protected by the remaining photoresist to form integrated circuit features.

to reduce the size of transistor features to increase transistor density and to improve transistor performance.

This desire has driven a reduction in the wavelength of light used in photolithographic techniques to define smaller IC features in a photoresist. Complex lithographic exposure tools may cost more to make and operate.

[0003] A conventional patterning technique may use expensive, diffraction-limited, high numerical aperture (NA), highly aberration corrected lens/tools equipped with

complex illumination. A conventional patterning technique may also use complicated and expensive masks, which employ various phase shifters and complex optical proximity (OPC) corrections.

#### BRIEF DESCRIPTION OF DRAWINGS

[0004] Fig. 1A illustrates an interference lithography apparatus.

5

[0005] Fig. 1B illustrates an example of a diffraction grating with slits which allow light to pass through and radiate a photoresist on a substrate.

[0006] Fig. 2 illustrates a latent or real image of a pattern of spaces and lines produced by the interference lithography apparatus of Fig. 1A or by projecting an image of a grating in Fig. 1B through projection optics onto the substrate.

[0007] Fig. 3A illustrates an example of a desired layout of integrated circuit features formed by an interference lithography process and a second lithography process.

[0008] Fig. 3B illustrates an example of the second lithography process layout which may expose desired areas of the photoresist to radiation, which breaks continuity of the patterned lines of Fig. 2 to produce the desired layout of Fig. 3A.

[0009] Figs. 4A-4H illustrate an example of a second lithography process to expose areas on a photoresist and subsequent processes of developing, etching and stripping.

- [0010] Fig. 5 illustrates a composite optical lithography
- 5 exposure system with a movable wafer stage.
  - [0011] Fig. 6 shows an optical lithographic implementation of the second patterning system.
  - [0012] Fig. 7 is a flow chart of the composite optical lithography patterning technique.
- 10 [0013] Fig. 8 shows a process for generating a layout of a mask for the second lithography process.
  - [0014] Fig. 9 shows an example of a design layout.
  - [0015] Fig. 10 shows an example of a remainder layout.
  - [0016] Fig. 11 shows a remainder layout after an
- 15 expansion in a direction D.

20

#### DETAILED DESCRIPTION

- [0017] The present application relates to a composite optical lithography patterning technique, which may form smaller integrated circuit features compared to conventional lithography techniques. The composite patterning technique may provide a high density of integrated circuit features for a given area on a substrate.
- [0018] The composite patterning technique may include two lithography processes. A first lithography process uses a

radiation source and an interference lithography apparatus to form a pattern of alternating lines and spaces on a photosensitive media. A second lithography process may use one or more non-interference lithography techniques, such as projection optical lithography, imprint lithography and electron-beam (e-beam) lithography, to break continuity of the patterned lines and form desired integrated circuit features.

[0019] In another embodiment, the first process may include a non-interference lithography technique, and the second process may include an interference lithography technique.

## [0020] First Lithography Process

[0021] Fig. 1A illustrates an interference

(interferometric) lithography apparatus 100. The interference lithography apparatus 100 may include a beam splitter 104 and two mirrors 106A, 106B. The beam splitter 104 may receive radiation, such as conditioned (expanded and collimated) laser beam 102, from a radiation source with a pre-determined exposure wavelength (λ). The beam splitter 104 may direct the radiation 102 to the mirrors 106A, 106B. The mirrors 106A, 106B may form a pattern 200 (Fig. 2) on a substrate 108 with a photosensitive media, such as a photoresist layer 107. Many interferometric lithography tool designs with various complexity and sophistication are

available. Either a positive or a negative photoresist may be used with the processes described herein.  $\theta$  may be an angle between a surface normal of the photoresist 107 and a beam of radiation incident on the photoresist 107.

- 5 [0022] Fig. 2 illustrates a latent or real image of pattern 200 of alternating spaces 204 (exposed to light) and lines 202 (not exposed to light) produced by the interference lithography apparatus 100 of Fig. 1A. "Latent" refers to a pattern on the photoresist 107 which experienced a chemical reaction due to radiation but has not yet been developed in a solution to remove the exposed areas of positive tone photoresist 107 (Fig. 4C described below). The lines 202 may have a substantially equal width. The spaces 204 may or may not have a width equal to the width of the lines 202.
  - [0023] "Pitch" is a sum of a line width and a space width in Fig. 2. As known to those of ordinary skill in optics, a "minimal pitch," which can be resolved by a projection optical exposure apparatus with a pre-determined wavelength
  - [0024] pitch/2 =  $(k_1(\lambda/ni))/NA$

"NA" is the numerical aperture of a projection lens in the lithography tool. "ni" is the refractive index of a media between the substrate 108 and the last element of the optical projection system, e.g., mirrors 106A, 106B.

 $\lambda$  and numerical aperture NA, may be expressed as:

Optical projection systems currently in use for microlithography use air, which has ni = 1. ni > 1.4 for liquid immersion microlithographic systems. For ni = 1, the pitch may be expressed as:

- 5 [0025] pitch/2 =  $k_1\lambda/NA$ 
  - [0026] pitch =  $2k_1\lambda/NA$
  - [0027] NA may be expressed as:
  - [0028]  $NA = n_0 \sin \theta$
  - [0029] NA may be equal to 1.  $k_1$  may be known as a
- 10 Rayleigh's constant.
  - [0030] If  $k_1$  = 0.25, and  $n_0$  is about equal to one, pitch may expressed as:
  - [0031] pitch =  $2(.25)\lambda/n_0\sin\theta \cong \lambda/2\sin\theta$
  - [0032] Other values of  $k_1$  may be greater than 0.25.
- 15 [0033] The interference lithography apparatus 100 of Fig.

  1A may achieve a "minimal pitch" (a minimal line width plus space width) expressed as:
  - [0034] minimal pitch  $\cong \lambda/2$
- [0035] The lines 202 and spaces 204 may have a pitch  $P_1$  approaching  $\lambda_1/2$ , where  $\lambda_1$  is the radiation wavelength used in the interference lithography process. The wavelength  $\lambda_1$  may equal to 193 nm, 157 nm or an extreme ultraviolet (EUV) wavelength, such as 11-15 nm or any other wavelength suitable for patterning microlithography patterns with the
- 25 help of interferometic lithography. Larger pitches may be

obtained by changing the angle  $\theta$  of interfering beams in Fig. 1A.

- [0036] Minimal feature size of an exposed space 204 or non-exposed line 202 may be equal to, less than or larger than exposure wavelength divided by four  $(\lambda/4)$ .
- [0037] The first (interference lithography) process may define a width of all minimal critical features of a final pattern at a maximum density achievable by means of optical patterning with maximum process latitude.
- [0038] Instead of the beam splitter 104, any lightsplitting or interference element may be used, such as a
  prism or diffraction grating, to produce a pattern 200 of
  alternating lines 202 and spaces 204 on the photoresist 107.
  [0039] Fig. 1B illustrates an example of a diffraction
  grating 120 with slits 122 which allow light to pass through
  and radiate a photoresist 107 on a substrate 108. The
  diffraction grating 120 in conjunction with projection
  optics may produce the same pattern 200 (Fig. 2) as the beam
  splitter 104 and mirrors 106A, 106B of Fig. 1A.
- 20 [0040] The area of the pattern 200 formed by interference lithography may be equal to a die, multiple dies or a whole wafer, e.g., a 300-mm wafer or even larger future generation wafer sizes. Interference lithography may have excellent dimensional control of a pattern 200 due to a large depth of focus.

resolution limit and better dimensional control than projection (lens-based) lithography. Interference lithography may have a higher process margin than projection lens-based lithography because depth of focus for interference lithography may be hundreds or thousands of microns, in contrast to a fraction of a micron (e.g., 0.3 micron) depth of focus for some conventional optical lithography techniques. Depth of focus may be important in lithography because focus control of exposure systems at sub-micron level is not sufficiently stable. In addition, the photoresist may not be completely flat because (a) the photoresist is formed over one or more metal layers and dielectric layers or (b) semiconductor wafer itself might

[0042] An embodiment of interference lithography may not need a complicated illuminator, expensive lenses, projection and illumination optics or a complex mask, in contrast to other lithography techniques.

## 20 [0043] Second Lithography Process

not be sufficiently flat.

[0044] A second lithography process may include one or more non-interference lithography techniques, such as a conventional lithography technique, such as projection optical lithography, imprint lithography and electron-beam

(e-beam) lithography. Alternatively, the second lithography process may use extreme ultraviolet (EUV) lithography.

- [0045] Fig. 3A illustrates an example of a desired layout 300 of integrated circuit features formed by the
- 5 interference lithography process described above and a selected second lithography process.
  - [0046] Fig. 3B illustrates an example of the second lithography process layout 320 that may expose desired areas 302 of the photoresist 107 to radiation, which breaks
- continuity of the patterned lines 202 of Fig. 2 to produce the desired layout 300 shown on Fig. 3A. The layout 320 of Fig. 3B may be an oblique mask with transmissive openings 332 for positive resist imaging. Alternatively, the layout 320 of Fig. 3B may be a non-reflective mask with reflective openings 332. A method for making a print mask is described
  - below with reference to Figs. 8-12.
    - [0047] The second lithography process may remove or erase undesired portions 302 of the lines 202, which were not exposed to light during the first process, by exposing the undesired portions of the lines 202 to radiation. Thus, the

20

- spaces 204 and areas 302 in Figs. 3A-3B are exposed to light during the first and second processes, respectively.
- [0048]  $\lambda_1$  may represent a radiation wavelength used in the first (interference) lithography process, and  $\lambda_2$  represents a radiation wavelength used in the second (conventional)

lithography process. For example, the wavelengths  $\lambda_1$  and  $\lambda_2$  may each be 193 nm, 157 nm or an extreme ultraviolet (EUV) wavelength, such as 11-15 nm.

[0049] The patterning layout of the second lithography process on an exposure mask (or maskless patterning tool database) may be a Boolean difference between (a) a desired final pattern shown in Fig. 3A, which is sized up for desired dimensional and overlay controls for all minimal line-width features, and (b) the diffraction grating pattern 200 (Fig. 2) formed by the first lithography process.

Approximate layout of the second process' mask (or its corresponding database for maskless patterning) is shown as areas 302 in Fig. 3B.

[0050] As shown in Fig. 3A, the layout 300 formed by the first and second processes may be limited to the minimal pitch (P) of the continuous alternating lines and spaces pattern 200 in Fig. 2 and integer multiples of the minimal pitch (e.g., 1P, 2P, 3P).

[0051] Figs. 4A-4H illustrate an example of a second lithography process to expose areas 302 (Fig. 3) on the photoresist 107 and subsequent processes of developing, etching and stripping. A photoresist 107 may be formed (e.g., coated) on a substrate 108 in Fig. 4A. A latent or real pattern 200 of alternating continuous lines and spaces (unexposed and exposed regions) (Fig. 2) may be formed on the

photoresist 107 by the interference lithography apparatus 100 of Fig. 1A. A second lithography tool (second lithography process) may transmit light 403 through a patterned mask or reticle 404 to expose desired areas 302 of the photoresist 107 in Fig. 4B. The light 403 may start a reaction in the exposed areas 302. The light 403 may be Ultraviolet or extreme ultraviolet (EUV) radiation, for example, with a wavelength of about 11-15 nanometers (nm). [0052] The photoresist 107 and substrate 108 may be removed from the lithography tool and baked in a 10 temperature-controlled environment. Radiation exposure and baking may change the solubility of the exposed areas 302 and spaces 204 (Fig. 2) compared to unexposed areas of the photoresist 107. The photoresist 107 may be "developed," i.e., put in a developer and subjected to an aqueous (H2O) based solution, to remove exposed areas 302 and spaces 204 of the photoresist 107 in Fig. 4C to form a desired pattern in the resist. If a "positive" photoresist is used, exposed areas 302 and 204 may be removed by the solution. Portions 410 of the substrate 108 which are not protected by the 20 remaining photoresist 107 may be etched in Fig. 4D to form desired circuit features. The remaining photoresist 107 may be stripped in Fig. 4E.

[0053] If a "negative" photoresist is used, areas which are not exposed to radiation may be removed by the

developing solution, as shown in Fig. 4F. Then portions 420 of the substrate 108 which are not protected by the remaining photoresist 422 may be etched in Fig. 4G to form desired circuit features. The remaining photoresist 422 may be stripped in Fig. 4H.

layout shown in Fig. 3A, a conventional lithography exposure tool may be used. Integrated circuit layouts customary used in patterning lines produce a pattern with a length-to-width ratio of equal or greater than 1.5:1 (e.g., for a gate layer of a transistor structure). Thus, a conventional exposure tool may be used to form the areas 302 of Fig. 3 because pitch for "along length" areas 302 may be about 1.5 or more times larger than for minimal features, such as the exposed spaces 204. The areas 302 produced by a conventional exposure tool produce a "cut," which may be reduced further through the use of known RELACSTM or SAFIRETM size reduction techniques. A simple binary mask with minimal proximity correction may be used in the second lithography process.

20 [0055] For example, 193-nm interference tool may produce a 100-nm pitch grating pattern, while 193-nm or 248nm or 365nm optical projection tools may be used for a second lithography process to pattern line-to-line openings.

[0056] The second lithography process may use another mask-based technique such as imprint or a maskless patterning technique.

[0057] Combining an interference lithography technique and a non-interference technique may provide high IC pattern density scaling (patterning at kl = 0.25 for any available wavelength).

[0058] Interference lithography, which patterns minimal pitch features, may extend 193-nm immersion lithography to 66-nm pitch and may extend an EUV interference tool capability down to 6.7-nm pitch.

10

15

[0059] Interference lithography may have an all-reflective design, e.g., Lloyds' mirror interferometric lithographic system, which may enable system design with available wavelengths between 157 nm and 13.4 nm, such as a neon discharge source (about 74-nm wavelength) and a helium discharge source (58.4-nm wavelength) with corresponding minimal pitches of 37 nm and 30 nm, respectively.

[0060] Fig. 7 is a flow chart of the composite optical
lithography patterning technique. Interference lithography
exposure on a photoresist at 700 may be followed by a second
lithography exposure applied to the same photoresist at 702.
The photoresist may be baked, and soluble portions of the
photoresist may be developed at 704 if the photoresist is

sensitive to both interference lithography and the second lithography exposure wavelength(s).

[0061] Alternatively, the interference lithography exposure may be followed by developing the photoresist.

- After development, the second lithography process may be preceded by applying a second patterning media layer, which may be a different photosensitive media than the first photoresist. The selected second lithography process may determine which patterning media is selected, such as an electron beam sensitive resist or a photosensitive imprint media for imprint patterning. Depending on the selected second lithography process (e.g., optical, imprint, e-beam, etc.), the continuity of the patterned lines 202 (Fig. 2) in the first photoresist 107 may be destroyed by etching portions of the lines 202 defined by the first photoresist 107 through an opening in the patterned media produced by
  - [0062] Alignment

second layer processing.

[0063] An existing alignment sensor (not shown) on the interference lithography apparatus 100 may align the pattern 200 (Fig. 2) produced by the first lithography process to a previous layer pattern formed by other processes. An existing alignment sensor may be above a wafer and be adapted to sense a mark on the wafer.

[0064] Alignment of the second lithography process to the first lithography process may be achieved by either indirect alignment (second lithography process aligns to previous layer pattern by means of existing alignment sensors) or direct alignment (second lithography process aligns to first lithography process pattern 200 directly) by means of a latent image alignment sensor.

[0065] Fig. 5 illustrates a composite optical lithography system 500 with a movable wafer stage 545. The composite optical lithography system 500 may include an environmental enclosure 505, The enclosure 505 encloses an interference lithography system 510 and a second (non-interference) patterning system 515. The interference lithography system 510 may include a collimated coherent radiation source 520 and interference optics 525 to provide interferometric patterning of desired area on a photoresist.

10

15

20

[0066] The second patterning system 515 may use one of several techniques to pattern a photoresist. For example, the second patterning system 515 may be an e-beam projection system, an imprint printing system, or an optical lithography system. Alternatively, the second patterning system 515 may be a maskless module, such as an electron beam direct write module, or an optical direct write module.

[0067] The two systems 510, 515 may share a common mask handling subsystem 530, a common wafer handling subsystem 535, a common control subsystem 540, and a common stage 545. The mask handling subsystem 530 may position a mask in the system 500. The wafer handling subsystem 535 may position a wafer 561 in the system 500. The control subsystem 540 may regulate one or more properties or devices of system 500 over time. For example, the control subsystem 540 may regulate the position, alignment or operation of a device in system 500. The control subsystem 540 may also regulate a radiation dose, focus, temperature or other environmental qualities within environmental enclosure 505.

[0068] The control subsystem 540 can also translate the stage 545 between a first exposure stage position 555 and a second exposure stage position 550. The stage 545 includes a wafer chuck 560 for gripping a wafer 561. At the first position 555, the stage 545 and the chuck 560 may present a gripped wafer 561 to the interference lithography system 510 for interferometric patterning. At the second position 550, the stage 545 and the chuck 560 may present the gripped wafer 561 to the second patterning system 515 for patterning.

[0069] To ensure the proper positioning of a wafer 561 by the chuck 560 and the stage 545, the control subsystem 540 may include an alignment sensor 565. The alignment sensor

565 may transduce and control the position of the wafer 561 (e.g., using wafer alignment marks) to align a pattern formed by the second patterning system 515 with a pattern formed by the interference lithography system 510. Such positioning may be used when introducing irregularity into a repeating array of interferometric features, as discussed above.

[0070] Fig. 6 shows an optical lithographic implementation of the second patterning system 515. In particular, the second patterning system 515 may be a step-and-repeat projection system. Such a patterning system 515 may include an illuminator 605, a mask stage 610, a mask 630 and projection optics 615. The illuminator 605 may include a radiation source 620 and an aperture/condenser 625. The radiation source 620 may be the same as radiation source 520 in Fig. 5. Alternatively, the radiation source 620 may be a separate device. The radiation source 620 may emit radiation at the same or at a different wavelength as the radiation source 520.

20 [0071] The aperture/condenser 625 may include one or more devices for collecting, collimating, filtering, and focusing the emitted radiation from the radiation source 520 to increase the uniformity of illumination upon mask stage 610. The mask stage 610 may support a mask 630 in the illumination path. The projection optics 615 may reduce

image size. The projection optics 615 may include a filtering projection lens. As the stage 545 translates a gripped wafer 561 for exposure by the illuminator 605 through mask stage 610 and projection optics 615, the alignment sensor 565 may ensure that the exposures are aligned with a repeating array 200 of interferometric features to introduce irregularity into the repeating array 200.

[0072] Fig. 8 shows a process 800 for generating a layout of a mask for the second lithography process described above. The process 800 may be performed by one or more actors (such as a device manufacturer, a mask manufacturer, or a foundry) acting alone or in concert. The process 800 may also be performed in whole or in part by a data processing device executing a set of machine-readable instructions.

[0073] The actor performing the process 800 receives a design layout at 805. The design layout is an intended physical design of a layout piece or substrate after processing. Figs. 3A and 9 show examples of such design layouts 300, 900. The design layout 300, 900 may be received in a machine-readable form. The physical design of the layout 300, 900 may include a collection of trenches and lands between the trenches. The trenches and lands may be linear and parallel. The trenches and lands need not repeat

regularly across the entire layout piece. For example, the continuity of one or both of trenches and lands may be cut at arbitrary positions in the layout 300, 900.

[0074] Returning to Fig. 8, the actor performing the process 800 may also receive a pattern array layout 200 of alternating, parallel lines 202 and spaces 204 (Fig. 2) at 810. The pattern array layout 200 may be formed on a photoresist 107 by interferometric lithography techniques, i.e., interference of radiation. The pattern array layout 200 may be received in a machine-readable form.

Returning to Fig. 8, the actor may subtract the [0075] design layout 900 (Fig. 9) from the pattern array layout 200 (Fig. 2) at 815. The subtraction of the design layout 900 from the pattern array layout 200 may include aligning trenches 332 in the design layout 900 with either lines or spaces in the pattern array layout 200 and determining positions where irregularity in the design layout 900 prevents complete overlap with the pattern array layout 200. [0076] Figs. 3B and 10 show examples of remainder layouts 330, 1000 that indicate positions where the design layouts 20 300, 900 do not completely overlap with the pattern array layout 200 (Fig. 2). The remainders layouts 330, 1000 may be in machine-readable form. The subtraction may be Boolean because positions in the remainder layouts 330, 1000 may

remainder layout 1000 includes expanses of first positions 1005 with a "not overlapped" state and a contiguous expanse of second positions 1010 with an "overlapped" state.

[0077] Returning to Fig. 8, the actor may resize expanses

5 of positions in the remainder layout 1000 at 820. The

resizing of the remainder layout 1000 may result in a

changed machine-readable remainder layout 1100 in Fig. 11.

Fig. 11 shows a remainder layout 1100 after such an

expansion in a direction D. When the pattern array is an

10 array 200 of parallel lines 202 and spaces 204, the size of

expanses 1105 with a present state may be increased in the

direction perpendicular to the lines 202 and spaces 204.

Some expanses 1105 may merge.

[0078] Returning to Fig. 8, the actor may generate a print mask using the remainder layout 1000 in Fig. 10 at 825. The print mask may be generated using the resized remainder layout 1100 of Fig. 11 to create arbitrarily shaped features for introducing irregularity into a repeating array, such as the pattern array 200 (Fig. 2).

The generation of the print mask may include generating a machine-readable description of the print mask. The generation of the print mask may also include tangibly embodying the print mask in a mask substrate.

[0079] Alternatively, if the second lithography process uses EUV wavelengths, elements of an EUV lithography system,

including the mask to be used, may be reflective. The clear (transmissive) areas on a non-EUV mask will be reflective areas on a EUV mask, and opaque (chrome) areas on a non-EUV mask will be absorptive areas on an EUV mask.

[0080] A number of embodiments have been described.

Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the application. Accordingly, other embodiments are within the scope of the following claims.

## WHAT IS CLAIMED IS:

A system comprising:

a first subsystem to produce a pattern of alternating lines and spaces on a photoresist, the lines having a substantially equal first width, the spaces being exposed to radiation; and

a second subsystem to radiate selected areas of the photoresist, the selected areas exposing portions of the lines to radiation, the selected areas having a second width, the second width being larger than the first width of the lines.

- 2. The system of Claim 1, wherein a pitch of a pattern produced by the second subsystem is greater than a pitch of the pattern of alternating lines and spaces.
  - 3. The system of Claim 1, wherein the first subsystem comprises a beamsplitter.
- 20 4. The system of Claim 1, wherein the first subsystem comprises a diffraction grating.
  - 5. The system of Claim 1, wherein the second subsystem comprises a mask-based optical lithography tool.

## 6. A method comprising:

forming a pattern of alternating lines and spaces on a photoresist, the lines having a first width, the spaces being exposed to radiation;

- exposing a portion of at least one line to radiation to break continuity of grating pattern with a pitch being equal to or greater than a pitch of the grating pattern.
- 7. The method of Claim 6, wherein the radiation has a pre-determined wavelength, the grating pattern having a pitch equal to or larger than an exposure wavelength of an interference lithography apparatus divided by two.
- 8. The method of Claim 6, further comprising
  5 generating a print mask from Boolean substraction of (a) a
  final design layout for a given layer from (b) the pattern
  of alternating lines and spaces.

## 9. An apparatus comprising:

25

an interference exposure module to produce a first exposed array of lines on a photosensitive media; and

a second patterning module to produce a second exposure, the second exposure reducing regularity of the array and breaking continuity of lines formed by the interference exposure module.

10. The apparatus of Claim 9, further comprising an alignment sensor to align the second exposure produced by the second patterning module to the first exposed array formed by the interference exposure module.

11. The apparatus of Claim 9, further comprising a common control system to enable the interference exposure module and second patterning module to provide first and second exposures to the photosensitive media.

- 12. The apparatus of Claim 9, where the interference exposure module comprises an interference lithography module, and the second patterning module comprises a projection optical lithography system, the projection optical lithography system comprising projection optics, a wafer stage, and a mask to reduce regularity in the array created by the interference exposure module.
- 20 13. The apparatus of Claim 9, where the interference exposure module comprises an interference lithography module, and the second patterning module comprises an imprint system that comprises projection optics; a wafer stage, and a mask to reduce regularity in the array created by the interference exposure module.

14. The apparatus of Claim 9, where the interference exposure module comprises an interference lithography module, and the second patterning module comprises an electron projection system that comprises projection optics, a wafer stage, and a mask to reduce regularity in the array created by the interference exposure module.

15. The apparatus of Claim 9, where the interference exposure module comprises an interference lithography module, and the second patterning module comprises a maskless module to reduce regularity in the array created by the interference exposure module, projection optics and a wafer stage.

- 16. The apparatus of Claim 15, wherein the maskless module comprises an optical direct write module.
- 17. The apparatus of Claim 15, wherein the maskless module comprises an electron beam direct write module.
  - 18. The apparatus of Claim 15, wherein the maskless module comprises an ion beam direct write module.

19. The apparatus of Claim 9, where the interference exposure module comprises an interference lithography module, and the second patterning module comprises an X-ray proximity projection system that contains mask necessary to reduce regularity in a pattern created by the interference exposure module, projection optics and a wafer stage.

20. The apparatus of Claim 9, where the interference exposure module comprises an interference lithography module, and the second patterning module comprises an imprint patterning that contains a mask to reduce regularity in a pattern created by the interference exposure module, alignment and illumination optics and a wafer stage.

1/6




FIG. 1A




FIG. 1B




FIG. 2

2/6








FIG. 3A














620


Δ0

APERTURE/
CONDENSER

610

MASK STAGE
MASK
PROJECTION
OPTICS

FIG. 6








FIG. 8





## PATENT COOPERATION TREATY

## **PCT**

## INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference	FOR FURTHER	see Form PCT/ISA/220				
P17482PCT	ACTION	as well as, where applicable, item 5 below.				
International application No.						
PCT/US2004/033432	52004/033432 07/10/2004 17/10/2003					
Applicant						
•						
INTEL CORPORATION						
This international Search Report has be according to Article 18. A copy is being to	en prepared by this International Sear ransmitted to the International Bureau	ching Authority and is transmitted to the applicant.				
This International Search Report consist	s of a total of she	ets.				
It is also accompanied b	y a copy of each prior art document c	ted in this report.				
	a International search was carried out niess otherwise Indicated under this it	on the basis of the International application in the				
	I search was carried out on the basis	of a translation of the international application furnished to				
-		disclosed in the International application, see Box No. I.				
2. Certain claims were to	und unsearchable (See Box II).					
3. Unity of Invention is la	cking (see Box III).					
4. With regard to the title,						
X the text is approved as submitted by the applicant.						
the text has been estable	Ished by this Authority to read as follo	ws:				
5. With regard to the abstract,						
	submitted by the applicant.					
		nis Authority as it appears in Box No. IV. The applicant ional search report, submit comments to this Authority.				
6. With regard to the drawings,						
	published with the abstract is Figure	No				
as suggested by	y the applicant.					
as selected by t	his Authority, because the applicant to	alled to suggest a figure.				
	his Authority, because this figure bett	er characterizes the Invention.				
b. X none of the figures is to	be published with the abstract.					

Form PCT/ISA/210 (first sheet) (January 2004)

## INTERNATIONAL SEARCH REPORT

International Application No PCT/US2004/033432

		PCT/US200	04/033432
a. classif IPC 7	CATION OF SUBJECT MATTER G03F7/20 G03F7/00		
	International Patani Classification (IPC) or to both national classifica-	ation and IPC	<del></del>
B. FIELDS			
IPC 7	curnentation searched (classification system followed by classification $603F$	on symbols)	· •
Documentati	on searched other than minimum documentation to the extent that s	uch documents are included in the fields	searched
	ata base consulted during the international search (name of data basternal, WPI Data, INSPEC, PAJ	se and, where practical, search terms use	d)
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the ref	evant passages	Relevant to claim No.
X	US 4 517 280 A (OKAMOTO ET AL) 14 May 1985 (1985-05-14)		1-4, 6-14, 16-29, 35,36
Y	the whole document		5,15
X	EP 0 915 384 A (CANON KABUSHIKI ) 12 May 1999 (1999-05-12) the whole document	(AHZIA)	1,2,4-36
Υ	EP 0 964 305 A (CORNING INCORPORA 15 December 1999 (1999-12-15) the whole document	ATED)	5,15
X	US 5 415 835 A (BRUECK ET AL) 16 May 1995 (1995-05-16) column 7; figure 21		1
		-/	
X Funi	her documents are listed in the continuation of box C.	Patent family members are liste	d in annex.
'A' docume consider thing of the docume which challo 'O' docume other the consideration of th	ent which may throw doubts on priority dalm(s) or is cited to establish the publication date of another in cited to establish the publication date of another in other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international flang date but	*T* later document published after the in or priority date and not in conflict will cited to understand the principle or invention  *X* document of particular relevance; the cannot be considered novel or cannot involve an inventive step when the "Y* document of particular relevance; the cannot be considered to involve an document is combined with one or ments, such combination being obtain the art.	thin the application but theory underlying the sclaimed invention to the considered to document is taken alone a claimed invention inventive step when the more other such documents a person skilled
	han the priority date claimed	*&" document member of the same pate	
	actual completion of the international search  7 October 2005	Date of mailing of the international s	earch report
Name and	mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer	
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040. Tx. 31 651 epo nl. Fax: (+31-70) 340-3016	Haenisch, U	

## INTERNATIONAL SEARCH REPORT

International Application No PCT/US2004/033432

(Continue	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	101/032004/033432
alegory *		Relevant to claim No.
1	US 6 042 998 A (BRUECK ET AL) 28 March 2000 (2000-03-28)	
(	WO 03/071587 A (UNIVERSITY OF DELAWARE; PRATHER, DENNIS, W; MURAKOWSKI, JANUSZ) 28 August 2003 (2003-08-28) the whole document	1
A	WO 97/48021 A (HOLOGRAPHIC LITHOGRAPHY SYSTEMS; HOBBS, DOUGLAS, S) 18 December 1997 (1997-12-18)	
A	US 5 759 744 A (BRUECK ET AL) 2 June 1998 (1998-06-02)	
÷		
	•	

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No PCT/US2004/033432

	tent document in search report		Publication date		Patent family member(s)		Publication date
บร	4517280	A	14-05-1985	DE	3370078	D1	09-04-1987
				EP	0110184	A1	13-06-1984
EP	0915384	Α	12-05-1999	JР	3101594	B2	23-10-2000
				JP	11143085	Α	28-05-1999
				TW	414940	В	11-12-2000
EP	0964305	Α	15-12-1999	AU	4412699	A	30-12-1999
				CA	2334692	A1	16-12-1999
				CN	1329727	Α	02-01-2002
				JP	2002517803	T	18-06-2002
				TW	500974	В	01-09-2002
				WO	9964933	A1	16-12-1999
US	5415835	A	16-05-1995	NONE	~~~~		
US	6042998	A	28-03-2000	NONE	~~~~~~~		
MO	03071587	A	28-08-2003	AU	2003217542	A1	09-09-2003
WO.	9748021	Α	18-12-1997	AU	3222397	Α	07-01-1998
				EP	0907905	A1	14-04-1999
				JP	2002501669	T	15-01-2002
				KR	2000016497		25-03-2000
US	5759744	Α	02-06-1998	NONE			

## PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY To: WRITTEN OPINION OF THE see form PCT/ISA/220 INTERNATIONAL SEARCHING AUTHORITY (PCT Rule 43bis.1) Date of mailing (day/month/year) see form PCT/ISA/210 (second sheet) Applicant's or agent's file reference FOR FURTHER ACTION see form PCT/ISA/220 See paragraph 2 below International application No. Priority date (day/month/year) International filing date (day/month/year) 17.10.2003 PCT/US2004/033432 07.10.2004 International Patent Classification (IPC) or both national classification and IPC G03F7/20, G03F7/00 Applicant INTEL CORPORATION This opinion contains indications relating to the following items: Box No. 1 Basis of the opinion Box No. II Priority ☐ Box No. III Non-establishment of opinion with regard to novelty, inventive step and industrial applicability Box No. IV Lack of unity of invention Reasoned statement under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial Box No. V applicability; citations and explanations supporting such statement ☐ Box No. VI Certain documents cited Box No. VII Certain defects in the international application 🔯 Box No. VIII Certain observations on the international application **FURTHER ACTION** If a demand for international preliminary examination is made, this opinion will usually be considered to be a written opinion of the International Preliminary Examining Authority ("IPEA"). However, this does not apply where the applicant chooses an Authority other than this one to be the IPEA and the chosen IPEA has notifed the International Bureau under Rule 66.1 bis(b) that written opinions of this International Searching Authority will not be so considered. If this opinion is, as provided above, considered to be a written opinion of the IPEA, the applicant is invited to submit to the IPEA a written reply together, where appropriate, with amendments, before the expiration of three months from the date of mailing of Form PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later. For further options, see Form PCTASA/220. For further details, see notes to Form PCTASAZ20.

Name and mailing address of the ISA:

Authorized Officer

European Patent Office - P.B. 5818 Patentlaan 2 NL-2280 HV Rijswijk - Pays Bas Tel. +31 70 340 - 2040 Tx: 31 651 epo nl Fax: +31 70 340 - 3016

Haenisch, U

Telephone No. +31 70 340-3883



# WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No. PCT/US2004/033432

_	Box	No. I Basis of the opinion						
1.	. With regard to the language, this opinion has been established on the basis of the international application in the language in which it was filed, unless otherwise indicated under this item.							
		This opinion has been established on the basis of a translation from the original language into the following language , which is the language of a translation furnished for the purposes of international search (under Rules 12.3 and 23.1(b)).						
2.	With	regard to any nucleotide and/or amino acid sequence disclosed in the international application and essary to the claimed invention, this opinion has been established on the basis of:						
	a. type of material:							
		a sequence listing						
	٤	table(s) related to the sequence listing						
	b. fo	ormat of material:						
	C	in written format						
	C	in computer readable form						
	c. tir	me of filling/furnishing:						
		contained in the international application as filed.						
		filed together with the international application in computer readable form.						
	C	furnished subsequently to this Authority for the purposes of search.						
3.		In addition, in the case that more than one version or copy of a sequence listing and/or table relating thereto has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.						
4.	Add	itional comments:						

## WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No. PCT/US2004/033432

Box No. V Reasoned statement under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N)

Yes: Claims

No: Claims

1-36

Inventive step (IS)

Yes: Claims

lo: Claims

Claims

Industrial applicability (IA)

Yes: Claims

No:

1-36

1-36

2. Citations and explanations

see separate sheet

## Box No. VII Certain defects in the international application

The following defects in the form or contents of the international application have been noted:

see separate sheet

## Box No. VIII Certain observations on the international application

The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made:

see separate sheet

# WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY (SEPARATE SHEET)

International application No.

PCT/US2004/033432

#### Re Item V.

Reference is made to the following documents:

D1: US-4517280 D2: EP-915384 D3: EP-964305 D4: US-5415835 D5: WO-03071587

The present application does not meet the criteria of Article 33(1) PCT, because the subject-matter of independent claims 1, 9, 16, 22, 30 and 35 is not new in the sense of Article 33(2) PCT.

D1 describes a method for creating on a substrate a locally repetitive line and space pattern. A repetitive line and space pattern is initially created over the whole surface using interferometric exposure; in the second step selected parts of the pattern are covered with an additional resist using conventional photolithography. Finally the substrate is etched using the combination of both patterns, thereby achieving an arbitrary pattern consisting of lines and spaces in the substrate. Optionally, the patterning steps can be inverted, i.e. the interferometric patterning can be carried out with the additional, conventional mask already in place. D1 is novelty destroying for the subject-matter of claim 1.

Other documents cited in the search report propose a similar procedure using a single resist layer which is partially exposed using at least two partial exposures, at least one of them being interferometric. Only those parts of the repetitive pattern which have received light from both exposures will exceed the development threshold of the resist and result in an arbitrary pattern on the substrate. D2 and D3 are examples for this procedure. These methods are well established for both line patterns and hole patterns. D2 in particular describes a corresponding integrated exposure module (see Fig.21 and corresponding parts of the description) corresponding to the subject-matter of independent claim 30. The method is novelty destroying for claim 1 and the resulting devices are novelty destroying for the subject-matter of independent claim 9.

# WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY (SEPARATE SHEET)

International application No.

PCT/US2004/033432

The subject-matter of claims 16 and 22 is similar to claim 1 with a number of additional parameters as far as the choice of the exposure method is concerned. While D1 does not specify in detail the exact exposure conditions, the environment presented in D2 strongly suggests that the use of exposure conditions corresponding to the conditions disclosed in these claims as well as in the other dependent claims.

The subject-matter of independent claim 35 corresponds to the logical sequence which has to be used when performing the methods disclosed in D1 and D2. It merely describes the method applied every time a general trim mask is used with a lithographic pattern. Novelty can therefore not be acknowledged for claim 35.

In the light of prior art D1 and D2 as well as the general knowledge illustrated by the other documents cited in the search report (particularly D3-D5) the dependent claims do not appear to disclose any subject-matter which could be used to establish novelty and inventive step in combination with any of the claims they refer to.

#### Re Item VII.

Contrary to the requirements of Rule 5.1(a)(ii) PCT, the relevant background art is not mentioned in the description, nor are any documents identified therein.

## Re Item VIII.

Claims 8,11-14 and 21 do not meet the requirements of Article 6 PCT in that the matter for which protection is sought is not clearly defined. The claims attempts to define the subject-matter in terms of the result to be achieved, which merely amounts to a statement of the underlying problem, without providing the technical features necessary for achieving this result.

Structure of the claims: Claims 16 and 22 are formulated as independent claims, while they comprise all essential elements of claim 1. The claims therefore lack conciseness and as such do not meet the requirements of Article 6 PCT.

# WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY (SEPARATE SHEET)

International application No.

PCT/US2004/033432

Claim 36 is dependent on claim 28. The relationship between these claims is however unclear.

Throughout the description the term "can" is used systematically. This results in only optional features being described for the whole of the description, and leads to a lack of clarity as far as the essential elements of the claimed invention are concerned.